

Veritools

Using Simulator With Undertow Suite



STEPS FOR SIMULATING USING VCS:



For example, envsource has all the environment variables set up.

You can change the paths accordingly.

-----envsource file contents-----

setenv VCSI_HOME cpath where VCSI is installed>

setenv DEFAULT_VCS_HOME cpath where VCSI is installed>

setenv VCS_HOME cpath where VCSI is installed>

setenv TMPDIR /tmp

setenv VCS_NETHOST vt1

setenv VCS_LTD_LICENSE 1

setenv VCS_CC cc

• vtplivcs.o and vt_vcs.tab are present in our PLI directory



VCS contd.



- <source> is the file that contains the source code files for Simulation
- To make the source file: add iv.v (found in our distribution directory) at the top with top level file next followed by all the .v files needed in simulation.
- Contents of iv.v file

// iv.v

module vtInteractive;

initial

\$vtIv;

endmodule



VCS cont.



• Add to source code close to top module

initial

begin

```
$vtDumpvars(); /*dumps everything - created by our PLI routine.*/
```

```
$vtTrace(1) /*enables event tracing of your complete design*/
```

end

• In the example(in our distribution directory), the above has been inserted in 'top.v' file.



VCS cont.



- To compile through the simulator in interactive mode do as follows: vcsi <flags> -f source \$UT_ROOT_DIR/PLI/vtplivcs.o –P \$UT_ROOT_DIR/PLI/vt_vcs.tab
- For example,

./run_vcsi_int

-----run_vcsi_int contents-----

#!/bin/csh-f

vcsi -Mupdate +vpi +cli +acc+2 -lm -line -f source

\$UT_ROOT_DIR/PLI/vtplivcs.o -P UT_ROOT_DIR/PLI/vt_vcs.tab



VCS cont.



- To open the Undertow Suite in batch mode, the command lines is as follows: ut -iv -f <source> -sigfile <dump filename>
 - <source> is the file that contains the source code files for simulation
 - For example,
 - ut -iv -f source -sigfile fsm.sigs -tracefile fsm.trace
 - To view just the waveform,
 - ut -v <signal_file>
 - For example,
 - ut -v vt.dump
- To open the Undertow Suite in interactive mode the command lines is as follows: ut -iv -vcs <vcs_simulator_executable> <simulator_options> -sigfile <signal_filename> -tracefile <trace_filename> -ivsimcmp "-f <file that lists all source code file names>"
 - For example,
 - ut -iv -vcs simv -sigfile fsm.sigs -tracefile fsm.trace -ivsimpcmp "-f source"



STEPS FOR SIMULATING USING MODELTECH

- Sourcing environment Variables For example,
 - ./envsource
 - -----envsource file contents------
 - setenv PLIOBJS \$UT_ROOT_DIR/PLI/vtpli_modtech.so
 - setenv ModelTech <path where ModelTech has been installed>
- vtpli_modtech.so is available in our PLI directory.







- <source> is the file that contains the source code files for Simulation
- To make the source file: add iv.v at the top with top level file next followed by all the .v files needed in simulation followed by "+libverbose" at the bottom.
- Contents of iv.v file

// iv.v

module vtInteractive;

initial

\$vtIv;

endmodule





• Add to source code close to top module

initial

begin

```
$vtDumpvars(); /*dumps everything - created by our PLI routine.*/
```

end

• In the example(in our distribution directory), the above has been inserted in 'top.v' file.



٠



```
Compile through the simulator as follows:

./run_modeltech

run_modeltech : script for running all modelsim commands.

-------run_modeltech contents------

#!/bin/csh -f

if (-e work) then

rm -r -f work

endif

if (! -e work) then

vlib work #creates new design library work

endif

vlog -f source #compiles the verilog files into the work library

vsim -c -do 'run -all' top vtInteractive +VTCOMPRESS250 +VTVECTORVALUES
```





 To open the Undertow Suite in batch mode, the command lines are as follows: ut -iv -f <source_code_file> -sigfile <signal_file> <source_code_file> is the file that lists all the source code files. For example, ut -iv -f source -sigfile fsm.sigs To view just the waveform, ut -v <signal_file> For example, ut -v vt.dump





- To open the Undertow Suite in interactive mode, the command lines are as follows:
- ut -iv -modeltech <simulator_executable_name> <top level module names> <simulator_options> -sigfile <signal_filename> -ivsimcmp "-f<file that lists all source code files>"

For example,

ut -iv -modeltech vsim top -sigfile fsm.sigs -ivsimpcmp "-f source"



STEPS FOR SIMULATING USING NCSIM

• Source environment variables For example,

./envsource

-----envsource file contents-----

#setenv CDS_INST_DIR <cadence installation directory>

setenv CDS_INST_DIR /cad_tools/LDV5.1

setenv ittsimUndertowSeDir \$CDS_INST_DIR/tools/dfII/local/undertow

setenv LD_LIBRARY_PATH /usr/lib:/usr/openwin/lib:\$CDS_INST_DIR/tools/dfII/

- lib:\$CDS_INST_DIR/tools/inca/lib:\$CDS_INST_DIR/tools/lib:\$CDS_INST_DIR/to ols/
- lib:\$CDS_INST_DIR/tools/verilog/lib:/usr/dt/lib:/usr/lib/x11:/usr/ucblib:/usr20/dt_c de/lib:/usr/

local/lib/gcc-lib:/usr/local/lib:{SILOS}/bin:\$UT_ROOT_DIR/PLI

envsource contd.





envsource contd.

- For Undertow versions 1.7 and up, please use the correct PLI according to the simulator type and version.
- \$UT_ROOT_DIR has the following :
 - ibpli.so.nc_verilog for NC Verilog . This is for CADENCE LDV versions 4.1, 5.1, 5.2 and up libpli.so.old_nc_verilog for CADENCE LDV versions earlier than 4.1 libpli.so.verilog_xl for Verilog-XL

Make sure you do the following:

 $cd UT_ROOT_DIR/PLI/$

%cp <appropriate libpli.so.#> libpli.so

Also make sure LD_LIBRARY_PATH has \$UT_ROOT_DIR/PLI in the path

• vt_veriuser.c and vtplinc.o are available in our PLI directory.





- <source> is the file that contains the source code files for Simulation
- To make the source file: add iv.v (in our distribution directory) at the top with top level file next followed by all the .v files needed in simulation
- Contents of iv.v file

// iv.v

module vtInteractive;

initial

\$vtIv;

endmodule





• Add to source code close to top module initial

begin

```
$vtDumpvars(); /*dumps everything - created by our PLI routine.*/
```

end

• In the example(in our distribution directory), the above has been inserted in 'top.v' file.





- If you are compiling your design through the simulator for the first time, follow these steps:
 - a) Run "ncprep"
 - ncprep -f source
 - -f <file> : used to specify file that contains all the user verilog files. Here, 'source' is a file with all of the user's Verilog files(top.v, fsm1.v, fsm2.v, fsm3.v) and iv.v
 - iv.v is available in the example directory.
 - Note that ncprep will generate the following files and directories.
 - cds.lib
 - hdl.vars
 - INCA_LIB
 - ncvlog.args
 - ncelab.args
 - ncsim.args





b) Run "ncvlog"
ncvlog -f ncvlog.arg
c)Add the following line into file "ncleab.args"
-ACCESS +RCW
d) Run "ncelab"
ncelab -f ncelab.args
e) Run "ncsim"
ncsim -f ncsim.args





- You can then compile through the simulator again as follows:
 - ./run_ncsim

----run_ncsim contents----#!/bin/csh -f
Run the NC-Verilog parser (compile the source)
ncvlog -f ncvlog.args
if (\$status != 0) then
exit
Endif

Run the NC-Verilog elaborator (build the design hierarchy)
ncelab -f ncelab.args
if (\$status != 0) then
exit
Endif

run_ncsim contd.





run_ncsim contd
Run the NC-Verilog simulator (simulate the design)
#ncsim -f ncsim.args +VTCOMPRESS250 +VTVECTORVALUES
ncsim -f ncsim.args

NOTE: +VTCOMPRESS250 +VTVECTORVALUES will compress the size 0





 Viewing the NC Sim Waveform in batch mode, the commands are as follows: ut -iv -f <source_code_file> -sigfile <signal_file> source_code_file is the file that lists all the source code files. For example, ut -iv -f source -sigfile fsm.sigs To view just the waveform, ut -v <signal_file> For example, ut -v vt.dump





- Viewing the NC Sim Waveform in interactive mode, the commands are as follows a) Cadence Verilog-XL
 - ut -iv -xl verilog -f <file that lists all source code filenames> -sigfile <signal_filename>

For example,

- ut -iv -xl verilog -f source -sigfile fsm.sigs
- b) Cadence NC Verilog-XL
- ut -iv -ncxlmode ncxlmode -f <file that lists all source code filenames> -sigfile
- <signal_filename>
- For example,
- ut -iv -ncxlmode ncxlmode -f source -sigfile fsm.sigs





c) Cadence NC Verilog

ut -iv -nc ncverilog "-f <file that lists all source code filenames>" -sigfile <signal_filename>

For example,

ut -iv -nc ncverilog "-f source" -sigfile fsm.sigs

d) Cadence NC Sim (Compiled Simulator)

ut -iv -ncverilog ncsim "-f ncsim.args" -sigfile <signal_filename> -ivsimcmp "-f <file that lists all source code file names>"

For example,

ut -iv -ncverilog ncsim "-f ncsim.args" -sigfile fsm.sigs -ivsimcmp "-f source" OR

OR

ut -iv -ncverilog ncsim worklib.top:v -sigfile fsm.sigs -ivsimcmp "-f source"



Running Simulations





- After running the commands from the previous section to view those commands
- From the Source Code Window menu choose:
- Session => Source Code Files/Simulator Options







- Check for design files in the "Design Files/Simulator Compile Options:" text area and simulator executable in "Simulator Executable" text area
- Press Apply then Run
- Or from the Source Code Window menu choose:
- Simulator => Run





	ource Window> /export/home/demo/ut2003.1.0/vcsAditi/VCS/fsm3.v	•
File Session Simulator Actions Window Too	lis	<u>H</u> elp
Modules: Filter	Image: Event: Status: Instance:	
Variables: Filter	1 module FSMS(clock, keys, brake, accelerate, Speed); 2 input clock, keys, brake, accelerate; 3 output [1:0] Speed; 4 reg [1:0] Speed; 5 reg Ctri1, Ctri2, Ctri3; 7 parameter Stop = 4 b0000, Move = 4 b0010, 18 Turn = 4 b0010, 19 Fast = 4 b0101, 11 Stow = 4 b0010, 12 Medium = 4 b0100, 13 Fast = 4 b0101; 14 Fast = 4 b010; 15 Ctri2 > ctri2	X
*b *keys *speed[1:0] *brake *m *t *c *n *u File Format Options Window Tools Help	Ut – Undertow Suite – Version 2003.2.3 Tue Jan 4 T0=0 s T0=T1=0 s T1=0 s T1=T2=0 s T2=0 s T0=T2=0 s	
Image: Second	\$ 1	
////dop/b (Supply) ? ///dop/brake (Supply) ? ///dop/ctrl (Supply) ? ///dop/smlick (Supply) ? ///dop/smlick (Supply) ? ///dop/smlick (Supply) ? ///dop/sm2ck (Supply) ?	Undertow Suite	
///top/fsm2rst (Supply) ? //top/fsm2rst (Supply) ? //top/keys (Supply) ? //top/m (Supply) ? //top/m (Supply) ? //top/n (Supply) ? //top/p (Supply) ?		
///top// (Supply) ? ///top// (Supply) ? ///top// (Supply) ?	100m 150m 200m 250m 300m 350m 400m 450m 500m 550m 600m 650m 700m 750m 800m 850	n 900m 950m







- Click on the "Action" button to display the list of commands for running the simulator
- Select "Go 3000 then stop"
- The simulator will run 3000 time points and stop
- This action has set the first break point at 3000 time point







• To further run the simulator select the options from the "Action" button



"Action" Button



- To change the definition of the options in the "Action" list
- From the Source Code Window menu choose:
- Session => Button

•

- Print the text in "Button Label" text area and simulator command in "Text To Send To Simulator" text area in the "Button Definition" window
- Press Apply



Finish Simulation

- Sc	urce Window> /export/home/demo/ut2003.1.0/vcsAditi/VCS/fsm3.v	
File Session Simulator Actions Window Tools		<u>H</u> elp
₩ \$+8 ¥ \$ & Modules: Filter		
Variables Filter	module RENK(clock, keys, brake, accelerate, Speed); 1 1 0 0 iput clock, keys, brake, accelerate, Speed); 1 0 0 iput clock, keys, brake, accelerate; 0 0 0 output [1:0] Speed; 0 0 0 reg [1:0] Speed; 0 0 0 reg Ctril, Ctr2, Ctr3; 0 0 0 parameter Stop = 4b000, Move = 4b000, Move = 4b001, 11 Speed: 0 0 12 Medium = 4b000, Move = 4b000, 13 Fast = 4b010, 1	
*Fsm2Out[2:0] *fsm1rst *q *SlowRam *fsm2clk *r	14 Faster = 4'b0110:	
*a *fsm2rst *rd *accelerate *fsm3clk *s	Time break at time 7100 breakpoint #4 tbreak ##7100 cli 24 > cli 25 > [
"b "keys "speed[1:0]	· · · · · · · · · · · ·	
°c "n "u 🗸		E X
File Format Options Window Tools Help T	Ut Undertow Suite Version 2003.2.3 Tue Jan 4 13:41:29 2005 Go 100 then stop 0=150.000 s T0-T1=150.000 s T1-0 s T1-T2=0 s T2=0 s T0-T2=150.000 s Go 300 then stop Go 300 then stop	, .
H & F # # M @ # F & E	1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	qu
T 1 Last: Y0 0 500	Go 3UUU then sto	/p
/1лор/Fsm2Out[2:0] 2 000000 /1/top/SlowRam (Strong) 1 /1/top/s (Strong) 0 /1 Registeration (Strong) 0	UTION CONTRACTOR CONTRACTON CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONT	
/1/top/b (Strong) 1 1 11 111 111 /1/top/brake (Strong) 0		
/1/top/c (Strong) 1 100 00 00 /1/top/ctrl (Strong) 1		
/1/top/fsm1clk (Strong) 1 UUUUUUUU		nuunn
/1/top/fsm2clk (Strong) 0		
/1/top/fsm2rst (Strong) 0		
/1/top/keys (Strong) 1		
/1/top/m (Strong) 0		
/1/top/o (Strong) 0		
/1/top/p (Strong) 0		
/1/top/t (Strong) 0		
/1/top/rd (Strong) 0 0 500	1.0K 1.5K 2.0K 2.5K 3.0K 3.5K 4.0K 4.5K 5.5K 6.0K 6.5K	7.0



- To finish the simulation click on "Finish" from the "Action" list
- This will exit the simulator after it has finished the given time points



History



s	Source Window _> /export/home/demo/ut2003 1 0/vcsAditi/0/CS/fsm3 v	
File Session Simulator Actions Window Too		Heip
π.r № 1 ° 2 × 2	_ • • • 5* 5* 15 12 · • • • X = 14 44 1	
Modules: Filter	Time: Event: Status: Instance:	
	1 module FSM9(clock, keys, brake, accelerate, Speed);	4
	1 1 0 1 0 2 input clock, keys, brake, accelerate:	
	3 output [1:0] Speed;	
H⊞ (§ F3	4 reg [1:0] Speed;	
🖷 🌀 vtInteractive	5	
	6 reg Ctrl1, Ctrl2, Ctrl3;	
	8 parameter Stop = 4 50000,	
	- 18 Turn = 4'b0010,	
Variables: Filter		
ZEam2Out12.01 Xem1aut Xe	13 Fast = 4'b0101,	
*SlowRam *fsm2cik *r	14 Faster = 4'b0110;	X
"a "fsm2rst "rd	Tue Jan 4 13:58:03 2005	A
*b *keys *speed[1:0]		7
"brake "m "t		
Robal Bos Bu		finish
	Ut – Undertow Suite – Version 2003.2.3 Tue Jan 413:57:01 2005	\$vtDumpflust
File Format Options Window Tools Help	T0=0 s T0-T1=0 s T1=0 s T1-T2=0 s T2=0 s T0+T2=0 s	once #1000;
		once #3000;
W TO O THE REFERENCE		once #1000;
T 1 Last: VO 0	, 500 I.0K I.5K I20K HISTORY 3.5K	V- V- V- V- V
/1/top/SlowRam (Supply) ?	Button	12141012121
/1/top/a (Supply) ?		
/1/top/accelerate (Supply) ?		
/1/top/brake (Supply) ?		
/1/top/c (Supply) ?		
/1/top/ctrl (Supply) ?		
/1/top/fsm1rst (Supply) 7		
/1/top/fsm2clk (Supply) ?		www
/1/top/fsm2rst (Supply) ?		
(1/top/keys (Supply) 7		
/1/top/m (Supply) ?		
/1/top/n (Supply) ?		
/1/top/o (Supply) ?		
/1/top/g (Supply) ?		nnnnn
/1/top/i (Supply) ?		mmmi ₇
/1/top/rd (Supply) ? 0	500 1.0K 1.5K 2.0K 2.5K 3.0K 3.5K	

• Click on "History" button to display the list of previous executed commands.



Command Line

Sec. Sec. Sec. Sec. Sec. Sec. Sec. Sec.	ource Window -> /export/home/demo/ut2003.1.0/vcsAditi/VCS/top.v	
File Session Simulator Actions Window Tools	S S	<u>H</u> elp
[[] 1:18 년 🍂	(+ · · · · · · · · · · · · · · · · · · ·	
Modules: Filter	Time: Event: Status: Instance:	
	1 module top;	
H= 01	2 3 ran femileik fem?elk fem?elk femiret SixwBam fem?ret-	
	4 reg ctrl;	
He G F3	5 reg keys, brake, a, b, c, accelerate, m, n, o, p, q, r, s, t, u, v;	
u C vinteractive	6	
	7 wire rd, wr; 0 1	
	8 wire [2:0] Fsm2Out;	
	9 wire [1:0] speed;	
Variables: Filter	11 FSM1 F1(.Clk(fsm1clk),	
*Fsm2Out[2:0] *fsm1rst *q	12 .Reset(ism1rst),	V
"a "fsm2rst "rd	Time brank at time 1200, branknoist #2 thrank ##1200	t
"accelerate "fsm3clk "s "b "keys "speed[1:0]	cli_8 > cli_9 > cli_10 > cli_11 > [F
"brake "m "t	next i	13 1
Na tu N		
	Ut – Und w Suite – Version 2003.2.3 Tue Jan 414:03:34 2005	
File Format Options Window Tools Help T	0=0 s T0+T1+ T1=0 s T1+T2=0 s T0+T2=0 s	
		1.26
/1/top/Fsm2Out[2:0] ? x (1)2		(
/1/top/SlowRam (Supply) ?	Command Line	
/1/top/accelerate (Supply) ?	Window	
/1/top/b (Supply) ?		
/1/top/brake (Supply) /		┑└────┤
/1/top/ctrl (Supply) ?		
/1/top/fsm1clk (Supply) ?		
/1/top/fsm2clk (Supply) ?		
/1/top/fsm2rst (Supply) ?		
/1/top/keys (Supply) ?		
/1/top/m (Supply) ?		
/1/top/n (Supply) ?		
/1/top/p (Supply) ?		
/1/top/q (Supply) ?		
/1/top/rd (Supply) ? 0 100		1.2K



- To type the commands for the simulator use command line window
- Press "Enter" after typing the command



Regaining the simulator



- To re-run the simulator after a simulation has exited
- From the Source Code Window menu choose:
- Simulator => Run
- This will restart the simulator from 0 time point



Run For





- To run the simulation for given time points
- From the Source Code Window menu choose:
- Simulator => Run For a Time
- Enter the time point in "Simulate For Time" text area and press "Apply"



Run For



- This will run the simulator for the given time points and wait for next command
- This action has set the break point for the given time points
- To run the simulator without breakpoints type "." in the command line window and press "Enter"
- Or from the Source Code Window menu choose:
- Simulator => Continue



Reset Simulator





- To reset the simulator
- From the Source Code Window menu choose:
- Simulator => Reset
- Press "Reset" in the "IV Question" window



Reset Simulator





• This will reset the simulator

•

After the simulator has
been reset, to access
module (signal)
hierarchy, select the
option to simulate for a
giver amount of time,
from the "Action" list
or give a command
from the command line
window



Reset Simulator



- Giving the command to simulate for a given amount of time will give the access back to the module hierarchy



Stepping Source Code





- Stepping the Source Code
- "Step Backward" will step back through the prior simulation steps that are in the trace file
- If you are at the last simulation time, clicking on "Step Forward" will step the simulation further

If you are not at simulation "current time", stepping forward will step forward through simulation steps currently in the trace file.



Trace Window

-	Source Window -> /export/home/demo/ut2003.1.0/vcsAditi/VCS/top.v	
File Session Simulator Actions Window	Tools	<u>H</u> elp
	New Source Code 🛃 🕀 🕂 📣 🗸 🕼 😽 🗤 🔤	
	New Waveform	
	Trace Event: 1 Status: Instance: top	
	Schematic	
	State Diagram p =- P	
# 🕥 F2		
l⊞ © F3	▶ 62 #3 r=-r; 11ace	
🖼 🕥 vtinteractive	▶ 63 #2 s =- s ;	
	$p \ b4 \ p5 \ t=-t;$	4
	▶ 65 #3 u =u;	
Variables: Filter	67 end	
"Fsm2Out[2:0] "fsm1rst "q		
a "fsm2ctk "r		1 1 1
*accelerate *fsm3clk *s	cli 88 > Line tracking is now OFF.	
*b *keys *speed[1:0] *brake *m *t		
n tu		1 4
	Ut – Undertow Suite – Version 2003.2.3 Tue Jan 4 15:40:12 2005	
File Format Options Window Tools Help		
H & A + + ~ ~ ~ ~ + F + *	3 - 4 11 11 12 12 12 12 12 12 12 12 12 12 12	
TELast: VO 0		1.0K
/1/top/Fsm2Out[2:0] X x 1	Γχε χ ₃ χ ₄ χ ₁ χ ₂ χ ₃ χ ₄ χ ₁	<u>)</u> 2
/1/top/SlowRam (Strong) 0		
/1/top/a (Strong) 0		
/1/top/accelerate (Strong) ×		
/1/top/brake (Strong) 0		· · ·
/1/top/c (Strong) 0		
/1/top/ctrl (Strong) 0		
/1/top/fsm1clk (Strong) 0		
/1/top/fsm1rst (Strong) 0		(<u> </u>
(1 fton/fsm2rst (Strong) x		
/1/top/fsm3clk (Strong) ×		1
/1/top/keys (Strong) 0		
/1/top/m (Strong) 0		
/1/top/n (Strong) 0		
(1/top/o (Strong) 0		
/1/top/g (Strong) 0		
/1/top/r (Strong) 0		
/1/top/rd (Strong) 0 0	100 200 300 460 500 600 700 800 900	1.0K
The second		AND DOCTORODOCTORODOCTOR



- To display the trace window
- From the Source Code Window menu choose:
- Tools => Trace



Trace Window





The cursor on the trace window will point to the same line as the line of execution in the source code window



Setting Breakpoints





- To Set the breakpoint from the "Source Window"
- From the Source Code Window menu choose
- Window => Open Window
 -> Breakpoint



Breakpoint Window



🗂 🗧 Breakpoint Window 🧧
Break Points:
Break Point Window
One Shot @ Continuous
Add Operator To Expression Add Signal To Expression Break Expression:
Add Apply Delete Save Load Close Help



Adding Breakpoints



- To set the break point Left click the mouse button on the line number in the "Source Code Window"
- "Red" color will indicates an active break point
- The list of breakpoints will appear in the "Breakpoint Window"



Adding Breakpoints





- Doing a continue by typing a "." in the command line
- Or from the Source Code
 Window menu choose
 Simulator => Continue
 will cause the simulator to
 stop at the break point



Disable & Deleting Breakpoints



- To disable the breakpoint select the breakpoint in the "Breakpoint Window"
- Click on "Disable" button and then press "Apply"

.

•

- "Green" on the breakpoint line in the "Source Window" indicates disabled breakpoint
- To remove the breakpoint select the breakpoint in the "Breakpoint Window" and press "Delete"



One Shot Breakpoint





- "One Shot" allows the breakpoint to be hit only once during the given simulation time
- "Continuous" stops the simulation every time it reaches that breakpoint(default is "Continuous")
- To set the One Shot on the breakpoint select the breakpoint from the "Breakpoint Window" and select "One Shot" button
- "Yellow" indicates a One Shot break point
- If problem setting the One Shot toggle "Enable" and "Disable" buttons in the "Breakpoint Window"



Alter Signal



- Alter Signal allows the user to change the current value of the signals for the proceeding simulations only
- From the Source Code Window menu choose
- Window => Open Window -> Alter Signal



Alter Signal





- Select the signal and drag and drop it in the text area for the "Signal" in the "Alter Signal Value" window
- Enter the new value for the signal for the proceeding simulations
- Press "Apply"



Inspect Signal





- To view the new changes in the value of the signal
- From the Source Code Window menu choose
- Window => Open Window -> Inspect Signal
- Select the signal and drag and drop it in the text area for the "Signal" in the "Signal Inspector" window
- Press "Update"
- The new value of the signal at the current time will be displayed



Trace Window

Simulation Trace Window File Last Trace Time: Modifies Selected 2050 Signal	Hel
File Last Trace Time: Time: Modifies Selected 2050	Hel
Last Trace Time: Time: Modifies Selected 2050 Modifies Selected Signal	
	4
0	
Y = r = Step Forward u = v; v = 0; fork forever begin #10 a = m n o; accelerate = a b c; #10 b = p q r; accelerate = a b c; #10 c = t u v; accelerate = a b c; #10 c = t u v; accelerate = a b c; end forever begin #4 p = ~p; #4 q = ~q; #3 r = ~r; #2 s = ~s; #5 t = ~t; #3 u = ~u;	



- "Simulation Trace Window" allows to move to next simulation point by using
 "Step Forward" button if you are at the last simulation time point
- Or to move backward in the past simulation time by using "Step Backward"
- To move forward in the past simulation use "Step Forward"
- If the simulator is running and last time point in simulation is reached clicking on "Step Forward" will advance the simulation one step further



Source & Trace Window Synchronization



To force the "Source Window" to be at the same point in simulation as "Trace Window" click on "Open Source File"

button



Trace - Breakpoints

Source Window -> /export/ho	ome/demo/ut2003.1.0/vcsAditi/VCS/top.v	-
File Session Simulator Actions Window Tools		Help
[[] 11 11 12 14 14 14 14 14 14 14 14 14 14 14 14 14		
Modules: Filter	Instance: top	
82 forever #40 fsm3clk = -fsm3	3clk;	2
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
Breakpoint Window		
Break Points: 0;	Breakpoint Added	
1 FILE: top.v LINE: 82 INSTANCE: top	lowRam,	
D D		
7.		
🕐 One Shot 🕷 Continuous 👘 Enable 🔵 Disable		
		H
Add Operator To Expression == Add Signal To Expression king is now OFF.	82 > [
Break Expression:		1
Add Anniv Delate Save Load Close Hain	Simulation Trace Window	
Add Apply Delete Save Load Close Help	Simulation Trace Window	elp
Add Apply Delete Save Load Close Help	Simulation Trace Window Breakpoint On	telp
Add Apply Delete Save Load Close Help \$*8 • • • • • • • \$*8 • • • • • • • TBLast V0 File • • • •	Simulation Trace Window Breakpoint On Line	ielp K
Add Apply Delete Save Load Close Help 3rd Image: Save Load Close Help Image: Save Load Close Help 3rd Image: Save Load Close Help Image: Save Load Close Help 3rd Image: Save List Transfer Transfer Line: 82 Transfer Close Line: 82	Simulation Trace Window Breakpoint On Line	ielp K
Add Apply Delete Save Load Close Help Close Help Clo	Simulation Trace Window Breakpoint On Line	jelp K
Add Apply Delete Save Load Close Help Image: Save Load Close Help Image: Save Load Close Help Image: Save Load Close Help Image: Save Load Close Help Image: Save Load Close Help Image: Save Load Close Help Image: Save Load Close Help Image: Save Load Close Help Image: Save V0 Line: Save No Line: Save Close Help Image: Save Close Help Image: Save Close Help Image: Save Close Help Image: Save Close	Simulation Trace Window Breakpoint On Line	- TX
Add Apply Delete Save Load Close Help Image: Save Vo Line: Save Load Image: Save Vo Image: Save Vo Image: Save Image: Save Image: Save Vo Image: Save Image: Save Image: Save Image: Save Image: Save	Simulation Trace Window Breakpoint On Line	ielp K
Add Apply Delete Save Load Close Help Mail Apply Delete Save Load Close Help Mail Add Add Time Time Time Todp/Fan2Out[20] V0 File Todp/Fan2Out[20] Outcome NOT AVAILABLE //Aop/StowRam (Supply) Add Todp/Eacelerite Supply) File Todp/Eacelerite Supply) //Aop/StowRam (Supply) Add Todp/Eacelerite Supply) File Supply File File File Supply File Supply File Supply File File Supply File File File File<	Simulation Trace Window Breakpoint On Line	
Add Apply Delete Save Load Close Help Image: Save Last Trace Time: Time: 1043 Image: Save Last Trace Time: Time: 1043 Image: Save V0 List Trace Time: Time: Image: Save V0 List Trace Time: Time: Image: Save V0 Concernsort Undersort Image: Save V0 Concernsort Undersort Image: Save V0 Concernsort Undersort Image: Save V0 Concernsort Concernsort Image: Save V0 Concernsort Co	Simulation Trace Window Breakpoint On Line	
Add Apply Delete Save Load Close Help Image: Constraint of the state of	Simulation Trace Window Breakpoint On Line	
Add Apply Delete Save Load Close Help Image: Save Last Trace Time: Time: 1043 Image: Save Core Not Available: Core Image: Add Apply Image: Save Core Line: 82 Image: Save Core Not Available: Core Image: Add Apply Image: Save Core Line: 82 Image: Add Apply Image: Save Core Save Core Image: Add Apply Image: Save Core Save Core Save Core Image: Add Apply Image: Save Save Save Save Save Core Save Core Save	Simulation Trace Window Breakpoint On Line	
Add Apply Delete Save Load Close Help Image: Save List Trace Time Time: Image: Save List Trace Time Time: Image: Save VO List Trace Time List Trace Image: Save VO Close List Trace Time List Trace Image: Save VO Close List Trace List Trace Image: Save VO Close List Trace Close List Trace Close List Trace Close	Simulation Trace Window Breakpoint On Line	
Add Apply Delete Save Load Close Help Image: Save Last Trace Time: Time: 1043 Image: Save Last Trace Time: Time: Intep://sm2Out[20] Content: Nort Available Intep://sm2Out[20] Content: Nort Available Intep://sm2Out[20] Content: Nort Available Intep://sm2Out[20] Content: Nort Available Intop:/source: Nort Available Stave: Nort Available Intop:/source: Supply: Forever: #30 fsm2clk = ~fsm2clk; end Intitial begin #3; fsm2clk = 0; fsm2clk = 0; Intep:/sm2ckt Supply: Intitial begin fsm3clk = ~fsm3clk; Intep:/sm2ckt Supply: Intitial begin fsm3clk = ~fsm3clk; Intep:/sm2ckt Supply: Intitial begin intitial begin Intop:/succet #40 fsm3clk = ~fsm3clk; end Intitial begin Intitial begin intitial begin	Simulation Trace Window Breakpoint On Line	
Add Apply Delete Save Load Close Help Add Apply Delete Save Load Close Help Indop/sen2Out[20] Control Indop/sen2Out[20] Control Indop/sen2Out[20] Control Not Available Indop/sen2Out[20] Control Not Available Outcome Not Available Indop/sen2Out[20] Indop/sen2Out[20] Control Not Available Indop/sen2Out[20] Outcome Not Available Indop/sen2Out[20] Control Not Available Indop/sen2Out[20] Intial begin # 3; # 5 Sint > 0; Forever # #30 fsm3clk = ~fsm3clk; end Indop/sen2ts (Supply) Intial begin # 3; fsm3clk = 0; fsm3clk = -0;	Simulation Trace Window Breakpoint On Line	
Add Apply Delete Save Load Close Help Add Apply Delete Save Load Close Help InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace InterFace	Simulation Trace Window Breakpoint On Line	
Add Apply Delete Save Load Close Help Add Apply Delete Save Load Close Help InterFace Imply Last Trace Time: Time: 1043 InterFace V0 List Trace Time: Time: InterFace V0 List Trace Time: Time: InterFace Supply Concome Not AvAlLABLE Intop/sace Supply Forever #30 fsm2clk = ~fsm2clk; Intital begin Intopfsmcbit Supply Forever #30 fsm2clk = ~fsm3clk; Intital begin Interface Supply Forever #40 fsm3clk = ~fsm3clk; Intital begin Interface Supply Forever #40 fsm3clk = ~fsm3clk; Intital begin Interface Supply Forever #150 SlowRam = ~fsm3clk; Intital begin Interface Supply Forever #150 SlowRam = ~SlowRam; Intital begin Interface Supply Forever #150 SlowRam = ~SlowRam; Intital begin	Simulation Trace Window Breakpoint On Line	
Add Apply Delete Save Load Close Help Add Apply Delete Save Load Close Help Image: <	Simulation Trace Window Breakpoint On Line	



- To add the breakpoint in the "Simulation Trace Window" at the given cursor position
- Click in "Breakpoint On Line" button



Virtual Trace



- To view the trace file when the simulation is not running
- From the Simulation Trace Window menu choose:
- File => Open Trace File ...
- Select the desired ".trace" file and click "Ok"



Simulator Window





- To view the Simulator Window in the "Source Window"
- From the Source Window menu choose:
- Window => Details Window -> Simulator



Simulator Window





